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ABSTRACT 
The converter produces a linear analog signal that is linearly 
proportional to a shaft angle of a resolver over 360". An 
excitation cosine signal supplied to the resolver and a 
response cosine signal received from the output windings of 
the resolver are converted to logic level signals. Digital logic 
is performed on the logic level signals in a programmable 
digital logic device to produce a logic level pulse-width 
modulated signal. The logic level pulse-width modulated 
signal is used to control a switch to switch between two 
reference voltage levels to produce a pulse-width modulated 
signal, which is filtered and buffered to produce the linear 
analog signal. 
[571 
19 Claims, 4 Drawing Sheets 
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RESOLVER TO 360" LINEAR ANALOG 
CONVERTER AND METHOD 
ORIGIN OF THE INVENTION 
the pulse-width modulation means, for producing a pulse- 
width modulated waveform from the pulse-width modulated 
signal, and for producing a linear representation signal from 
the pulse-width modulated waveform signal, the linear rep- 
s resentation signal being linearly proportional to the phase 
difference O, 
The invention is further directed to a series of operational 
steps, to be performed with an electronic circuit, for deter- 
mining a phase difference O between a first signal and a 
10 second signal, the series of operational steps comprising: (a) 
determining a logic level first signal from the first signal and 
a logic level second signal from the second signal; (b) 
This invention was made by employees of the United 
States Government and may be manufactured and used by or 
for the United States Government for Governmental Pur- 
poses without the payment of royalties. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The invention is directed to a converter and method for determining a logic level pulse-width modulated signal from 
determining a phase difference between two signals, par- the logic level first signal and the logic level second signal, 
titularly when the first signal is an excitation signal supplied 15 the logic level pulse-width modulated signal being linearly 
to a resolver and the second signal is a response signal 
received from the resolver, so that the phase difference is 
equal to the shaft angle of the resolver. 
Proportional to the Phase difference 0; (c) Producing a 
Pulse-width ~ o d u l a t e d  waveform from the Pulse-width 
modulated signal; and (d) producing a linear representation 
signal from the pulse-width modulated waveform signal, the 
20 linear representation signal being linearly proportional to the 
phase difference 0. 
2. Description of Related Art 
Many applications require position sensing. One of the 
most robust, reliable, and often used position sensors is 
called a resolver. Resolvers require external excitation sig- 
nals and output signal conditioning to obtain a usable signal 
(whether digital or analog) proportional to angular position. 
Resolvers commonly use arc tangent integrated circuits 
for performing arc tangent conversion and resolver-to- 
digital integrated circuits. The available arc tangent inte- 
grated circuits perform arctangent conversion, but can oper- 
ate only over a limited range, namely, from -90" to +90", 30 portion Of the converter circuit Of 
exclusive, H ~ ~ ~ ~ ~ ~ ,  this limited range creates a major 
problem for devices such as resolvers that function over a 
full 360" range. 
Conventional resolver-to-digital circuits have a disadvan- 
tage in that they provide a discrete output instead of a 35 
continuous linear output, when the latter would be desirable 
for many purposes. Another circuit developed at NASA 
seeks to address this disadvantage, but requires precision 
analog circuitry and trigonometric identities to be imple- 
mented in the output signal conditioning circuit. Both of 40 
these tend to be noise-sensitive, require precision 
components, require gain and phase matching, drift with 
temperature, and are expensive to implement. 
BRIEF DESCRIPTION OF THE DRAWINGS 
A preferred embodiment of the invention will be 
25 described in detail with reference to the drawings, in which: 
FIG, shows an overview of a converter circuit according 
FIG. 2 shows a circuit diagram of the cosine signal 
FIG. 3 shows a circuit diagram of the PWM portion of the 
FIG. 4 shows a circuit diagram of the linear representation 
FIG. 5 shows a circuit diagram of a power source con- 
FIG. 6 shows a flow chart of operational steps carried out 
to the preferred embodiment; 
'; 
converter circuit Of 
portion Of the converter circuit Of 
ditioner used in the converter circuit of FIG. 1; and 
in the converter circuit of FIG. 1. 
1; 
'; 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
FIG. 1 shows an overview of converter 1 according to the 
preferred embodiment connected to resolver 3. For ease of 
explanation, converter 1 will be treated as being formed in 
45 three portions, namely, cosine signal portion 5,  pulse wave 
modulation (PWM) portion 7, and linear representation 
It is an Object Of the invention to provide a converter portion 9. However, converter 1 need not be produced in the 
circuit capable of operating over a 360" range. form of three integrated circuits; instead, it may be formed 
It is another object of the invention to provide a converter as a single integrated circuit or composed of any number of 
circuit which provides a continuous linear output. 
It is a further object of the invention to provide a converter Detailed diagrams of these portions are shown in FIGS. 
circuit which is not noise-sensitive, which does not require 2 4 ,  respectively. In FIGS. 2 4 ,  unless otherwise noted, 
precision components, which does not require gain and capacitor values are in micro farads GF), while resistor 
phase matching, which has minimal drift with temperature, values are in ohms (Q). 
and which is inexpensive to implement. Cosine signal portion 5 produces cosine and sine wave- 
To achieve these and other objects, the present invention forms that are used as input excitations to resolver 3. These 
is directed to a converter for determining a phase difference waveforms are represented by K sin o t  and K cos ot ,  where 
O between a first signal and a second signal, the converter o is the carrier frequency in radians per second, t is time in 
comprising: pulse-width modulation means for receiving the seconds, and K is the peak amplitude of the waveforms. The 
first signal and the second signal, for determining a logic 60 carrier frequency can also be expressed as a carrier fre- 
level first signal from the first signal and a logic level second quency f in hertz, where the two expressions for the carrier 
signal from the second signal, and for determining a logic frequency are related as o=2xf. In a preferred embodiment, 
level pulse-width modulated signal from the logic level first f=10 kHz. In response to these excitations, the output 
signal and the logic level second signal, the logic level windings of resolver 3 output signals are represented by C 
pulse-width modulated signal being linearly proportional to 65 sin (ot-0) and C cos (ot-0), where C is the peak amplitude 
the phase difference 0; and linear representation means for of the output signals and O is the shaft angle of the resolver, 
receiving the logic level pulse-width modulated signal from namely, the quantity ultimately to be determined. 
SUMMARY OF THE INVENTION 
so circuit elements. 
ss 
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FIG. 2 shows cosine signal portion 5 in greater detail. 
While FIG. 2 shows a particular embodiment of cosine 
signal portion 5,  any other oscillator can be used as long as 
it is capable of outputting sine and cosine inputs having the 
same frequency and the same amplitude. 
In cosine signal portion 5, oscillation circuit U1 has +15V, 
-15V, and ground inputs connected to power and ground in 
the following manner. The +15V input is connected to a 
+15V supply directly and to ground via capacitors C89 and 
C89A. The ground input is connected directly to ground. 
The -15V input is connected to a -15V supply directly and 
to ground via capacitors C90 and C90A. On the output side 
of oscillation circuit U1, the REF OUT +90 output directly 
and the C2 output through capacitor C91 are summed to 
provide the K cos o t  waveform, while the REF OUT output 
directly and the C1 output through capacitor C92 are 
summed to provide a non-amplified version of the K sin o t  
waveform. The capacitances of capacitors C91 and C92 
determine o. The non-amplified version of the K sin o t  
waveform is fed through a SAT (select-at-test) resistor 16 
into the third (PA IN, or power amplifier in) pin to be 
amplified within circuit U1. The waveform thus amplified is 
output through the thirteenth (PAOUT) pin as the version of 
the K sin o t  waveform that is ultimately used. 
These waveforms are supplied to resolver 3 via resolver 
terminals RT1 and RT3, respectively, while corresponding 
resolver terminals RT2 and RT4 are grounded. The wave- 
forms can be buffered before being supplied to resolver 3. 
The SAT resistor is called “select-at-test’’ because when 
cosine signal portion 5 is tested, the value of the resistor is 
selected to ensure that the sine and cosine waveforms have 
the same amplitude. In one tested circuit, the SAT resistor 
had a resistance of approximately 9.46 kQ. 
Cosine signal portion 5 also receives an output from the 
output windings of resolver 3 through resolver terminals 
RT5 and RT6. In particular, terminal RT6 supplies the output 
signal C cos (ot-O). The outputs received from resolver 
terminals RT5 and RT6 are supplied to the -In and +In 
terminals, respectively, of buffer circuit U9, which is a 
differential buffer circuit with a gain of one. The Ref and 
-Vcc terminals of circuit U9 are connected to ground and to 
a -15V source, respectively, and are also connected to each 
other through capacitor C95. The +Vcc terminal is con- 
nected to a +15V source directly and to ground through 
capacitor C94. The Output and Sense terminals are con- 
nected and provide a signal representing C cos (ot-@). 
PWM portion 7 is shown in detail in FIG. 3. PWM portion 
7 receives one of the excitation signals and one of the output 
signals, namely, K cos o t  and C cos (ot-0), and applies 
them to inverting comparator circuits 11A and 11B, respec- 
tively. Since these inverting comparator circuits have the 
same construction, a single description will be provided for 
both. 
Inverting comparator circuit 11A (11B) is formed around 
AD790 amplifier 13A (13B) (also labelled U2 (U3) 
respectively). The +input of amplifier 13A (13B) is 
grounded, while the input is connected to cosine signal 
portion 5 to receive the appropriate cosine signal and is also 
connected to ground through capacitor C99 (C100). The 
-VCC and +VCC power inputs are connected to -15V and 
+15V sources, respectively, and are also grounded through 
capacitors C87 (C85) and C88 (C86), respectively. The 
GND terminal is grounded. The VLogic and inverted 
LATCH terminals are connected to a +5V source directly 
and through 1 kQ resistor RES1 (RES2), respectively. The 
output is passed through a 10 kQ resistor. 
4 
Inverting comparator circuits 11A and 11B receive the K 
cos o t  and C cos (ot-0) signals, respectively, and signal- 
condition these signals to produce square-wave signals 
having 0-5V levels. These square-wave signals are inverted 
s logic levels of the signals recieved from cosine signal 
portion 5 and are represented by -LL (K cos ot)  and -LL (C 
cos (ot-0)), respectively. 
These inverted logic signals are applied to digital logic 
circuitry 15 in PWM portion 7. In digital logic circuitry 15, 
10 flip-flop circuit U7Areceives the signals represented by -LL 
(K cos ot)  and -LL (C cos (ot-0)) on its D and C inputs, 
respectively. The R and S inputs are grounded. The Q output 
of flip-flop circuit U7A is applied to the D4 input of G16V8 
programmable logic device US, whose logic programming 
15 will be explained shortly, and which is connected in the 
following manner. The A2 and B3 inputs receive the -LL (K 
cos ot)  and -LL (C cos (ot-0)) signals, respectively. The 
E5 input receives the Q output of flip-flop circuit U7B. The 
VCC terminal is connected to a +5V source, while the GND 
20 terminal is grounded. The C12 and G14 outputs are applied 
to the D and C inputs, respectively, of flip-flop circuit U7B, 
whose R and S inputs are grounded. 
Programmable logic device US is programmed to perform 
the following logical operations. If the values at A2, B13, 
25 C12, D4, E5, F13 and G14 are written as A, B, C, D, E, F, 
and G, respectively, then programmable logic device US 
implements the following logic equations: 
C=!B; 
30 G=!A, and 
F=!((!(D&E)&(A&B))#((D&E)&(A#B))), 
where “&,” “#,” and “!” indicate the logical “AND,” “OR,” 
and “NOT” operations, respectively. These logic equations 
35 provide an output at F13 which is a pulse-width modulated 
signal (0-5V level) that is linearly proportional to the shaft 
angle 0. This signal is represented by the logic level of 
PWM (0), or LL PWM (0). 
Linear representation portion 9 receives this signal and 
40 signal-conditions it to produce a PWM waveform which 
switches from a precision +1OV level to a precision -lOV 
level. This signal will be identified as +1OV PWM (0). Over 
the full range of 0, from -180” to +BO”, this PWM 
waveform is linearly proportional to the phase difference 
45 between the two signals LL (C cos (ot-0)) and LL (K cos 
ot). This phase difference, of course, is equal to 0. 
An example of a circuit for doing this signal conditioning 
is signal conditioning circuit 17 shown in FIG. 4, which is 
formed from DG390A switch circuit U4 and HC2712 ten- 
SO volt reference circuit U5. Circuit U4 receives the signal 
represented by LL PWM (0) at input IN2. Input IN1 and 
pins S1 and S3 are grounded, as is the GND terminal. The 
V+input is connected to a +15V source directly and to 
ground through capacitor C30. The V-input is connected to 
ss a -15V source directly and to ground through capacitor C29. 
Terminals S2 and S4 of circuit U4 are connected to the 
+1OV OUT and -lOV OUT terminals, respectively, of circuit 
U5. Terminals S2 and S4 of circuit U4 are also connected to 
ground through capacitors C44 and C43, respectively. Thus, 
60 switch circuit U4 receives the +1OV and -lOV reference 
voltages from circuit U5. 
The +15V and -15V inputs of circuit U5 are connected 
directly to +15V and -15V sources, respectively, and are 
connected to ground through capacitors C45 and C46, 
65 respectively. The GND terminal, the two +1OV ADJ 
terminals, and the two -lOV ADJ terminals are allowed to 
float. 
6,104,328 
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In accordance with the LL PWM (0) signal received in 
IN2, switch circuit U4 switches between the +1OV and -lOV 
reference voltages and outputs the switched results to ter- 
minals D2 and D4. The outputs from terminals D2 and D4 
of circuit U4 are summed to provide the +1OV PWM (0) 
signal. This signal is supplied to filterbuffer circuit 19, 
which is a two-pole low-pass filter which filters out the 
PWM frequency o and buffers the output signal. The output 
of filterbuffer circuit 19, and thus of linear representation 
portion 9 and of converter 1, is a signal that is a +1OV linear 
representation of 0. This signal is related to 0 in the 
following manner: 
Phase 0 Voltage output 
-180" 
0" 
+180" 
-10 V DC 
O V D C  
+10 V DC 
Filterbuffer circuit 19 can be implemented in the follow- 
ing manner. The signal +1OV PWM (0) is supplied to 
inductor L1. The output of inductor L1 is connected directly 
to the +, signal input of LF 356H amplifier U6 and to ground 
through capacitor C1. The +power input of amplifier U6 is 
connected directly to a +15V supply and via capacitor C27 
to ground. The -, power input of amplifier U6 is connected 
directly to a +15V supply and via capacitor C26 to ground. 
The output of amplifier U6 is the +1OV linear representation 
of 0 and is also fed back to the -signal input of amplifier 
U6. 
The power supply can be conditioned by adding the 
connection shown in FIG. 5 .  In this connection, the +15V 
source is connected to ground via capacitors C81 and C82. 
FIG. 6 shows an overview of the operation of converter 1. 
The operation starts in step S1. In step S3, the signals 
representing K cos o t  and K sin o t  are supplied to the 
resolver. In step S5, the signal representing C cos (ot-0) is 
received from the resolver. In step S7, the logic levels of K 
cos o t  and C cos (ot-0) are obtained. In step S9, these logic 
levels are used to obtain the logic level LL PWM (0). From 
this logic level, +1OV PWM (o) is obtained in step S11. In 
step S13, the +1OV linear representation of 0 is obtained. 
This sequence of steps ends in step S15, although it can be 
run as often as needed. 
This sequence of steps can be implemented in converter 
1 or in any other circuit capable of implementing such steps. 
All or any part of converter 1 can be replaced with an 
alternative or equivalent electronic component or compo- 
nents. All or any part of converter 1 can be built in any 
suitable way, as with surface-mount technology, program- 
mable logic devices, or an ASIC (application specific inte- 
grated circuit) or ASIC's. 
Converter 1 is a linear analog circuit having an infinite 
resolution that is continuous over the full 360". Converter 1 
works with resolver outputs or with any other outputs in 
which it is desired to detect a phase difference that can vary 
continuously over all or part of the full 360". 
Those skilled in the art who have reviewed this disclosure 
will readily appreciate that other embodiments can be real- 
ized within the scope of the invention. For example, modi- 
fications disclosed separately can be combined, and modi- 
fications disclosed together can be applied separately. The 
particular circuits, voltages, resistances, inductances, 
capacitances, and the like are illustrative rather than 
limiting, since other circuits can be designed within the 
scope of the invention. 
6 
We claim: 
1. A converter for determining a phase difference 0 
between a first signal and a second signal, the converter 
comprising: 
pulse-width modulation means for receiving the first 
signal and the second signal, for determining a logic 
level first signal from the first signal and a logic level 
second signal from the second signal, and for deter- 
mining a logic level pulse-width modulated signal from 
the logic level first signal and the logic level second 
signal, the logic level pulse-width modulated signal 
being linearly proportional to the phase difference 0; 
and 
linear representation means for receiving the logic level 
pulse-width modulated signal from the pulse-width 
modulation means, for producing a pulse-width modu- 
lated waveform from the pulse-width modulated signal, 
and for producing a linear representation signal from 
the pulse-width modulated waveform signal, the linear 
representation signal being linearly proportional to the 
phase difference 0. 
5 
10 
2o 
2. A converter as in claim 1, wherein: 
the first signal is an excitation signal supplied to an 
the second signal is a response signal received from an 
external device in response to the excitation signal; and 
the converter further comprises excitation means for 
generating the excitation signal, for supplying the exci- 
tation signal to both the pulse-width modulation means 
and the external device, for receiving the response 
signal from the external device, and for supplying the 
response signal to the pulse-width modulation means. 
3. A converter as in claim 2, wherein the excitation means 
35 comprises an oscillator for generating the excitation signal. 
4. A converter as in claim 3, wherein: 
the excitation signal comprises a cosine signal propor- 
tional to cos ot ,  where o is an angular frequency of the 
cosine signal and t is time; and 
25 external device; 
30 
40 the response signal is proportional to cos (ot-0). 
5 .  A converter as in claim 1, wherein the pulse-width 
a first comparator for receiving the first signal and deter- 
a second comparator for receiving the second signal and 
6. A converter as in claim 5,  wherein the pulse-width 
modulation means further comprises digital logic means for 
receiving the logic level first signal and the logic level 
second signal and for performing digital logic on the logic 
level first signal and the logic level second signal to deter- 
mine the logic level pulse-width modulated signal. 
7. A converter as in claim 6, wherein the digital logic 
55 means comprises a programmable digital logic circuit. 
8. A converter as in claim 1, wherein the linear represen- 
a reference voltage source for outputting a plurality of 
reference voltage levels; and 
a switch, receiving the plurality of reference voltage 
levels and the logic level pulse-width modulated signal, 
for switching among the plurality of reference voltage 
levels in accordance with the logic level pulse-width 
modulated signal to produce the pulse-width modulated 
9. A converter as in claim 8, wherein the linear represen- 
tation means further comprises a filterbuffer circuit for 
modulation means comprises: 
mining the logic level first signal; and 
determining the logic level second signal. 
4s 
tation means comprises: 
60 
65 waveform. 
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receiving the pulse-width modulated waveform, for filtering 
out a pulse-width modulation frequency from the pulse- 
width modulated waveform, and for buffering a remainder of 
the pulse-width modulated waveform to produce the linear 
representation signal. 
10. A series of operational steps, to be performed with an 
electronic circuit, for determining a phase difference 0 
between a first signal and a second signal, the series of 
operational steps comprising: 
(a) determining a logic level first signal from the first 
signal and a logic level second signal from the second 
signal; 
(b) determining a logic level pulse-width modulated sig- 
nal from the logic level first signal and the logic level 
second signal, the logic level pulse-width modulated 
signal being linearly proportional to the phase differ- 
ence @; 
(c) producing a pulse-width modulated waveform from 
the pulse-width modulated signal; and 
(d) producing a linear representation signal from the 
pulse-width modulated waveform signal, the linear 
representation signal being linearly proportional to the 
phase difference 0. 
11. A series of operational steps as in claim 10, wherein: 
the first signal is an excitation signal supplied to an 
external device; 
the second signal is a response signal received from an 
external device in response to the excitation signal; and 
the series of operational steps further comprises generat- 
ing the excitation signal, supplying the excitation signal 
to the external device, and receiving the response signal 
from the external device. 
12. A series of operational steps as in claim 11, wherein 
the excitation signal is generated with an oscillator. 
8 
13. A series of operational steps as in claim 12, wherein: 
the excitation signal comprises a cosine signal propor- 
tional to cos ot ,  where o is an angular frequency of the 
cosine signal and t is time; and 
s the response signal is proportional to cos (ot-@). 
14. A series of operational steps as in claim 11, wherein: 
the external device is a resolver; and 
the phase difference 0 equals a shaft angle of the resolver. 
15. A series of operational steps as in claim 10, wherein 
determining the logic level first signal from the first signal 
determining the logic level second signal from the second 
16. A series of operational steps as in claim 15, wherein 
step (b) comprises performing digital logic on the logic level 
first signal and the logic level second signal to determine the 
logic level pulse-width modulated signal. 
17. A series of operational steps as in claim 16, wherein 
20 the digital logic is performed with a programmable digital 
18. A series of operational steps as in claim 10, wherein 
outputting a plurality of reference voltage levels; and 
switching among the plurality of reference voltage levels 
in accordance with the logic level pulse-width modu- 
lated signal to produce the pulse-width modulated 
waveform. 
19. A series of operational steps as in claim 18, wherein 
filtering out a pulse-width modulation frequency from the 
buffering a remainder of the pulse-width modulated wave- 
i o  step (a) comprises: 
with a first comparator; and 
signal with a second comparator. 
is 
logic circuit. 
step (c) comprises: 
2s 
30 step (d) comprises: 
pulse-width modulated waveform; and 
form to produce the linear representation signal. 
3s 
* * * * *  
